|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
u |
ProASIC II
|
|
|
|
l |
Next generation
standard ProASIC product family
|
|
|
|
l |
Planned features
|
|
|
|
n |
Architectural
enhancements
|
|
|
|
n |
PLL and
differential I/Os
|
|
|
|
n |
More
convenient programming through the Internet
|
|
|
u |
Why another
0.25µ / 0.22µ Product Family ?
|
|
|
|
l |
Process
technology roadmap ain¡¯t that easy anymore
|
|
|
|
n |
System supply
voltage adoption
|
|
|
|
l |
Exploit density
and cost advantage of ProASIC technology
|
|
|
l |
Focus on system
level integration
|
|
|
|
n |
It¡¯s no longer
just: bigger, cheaper, easier, faster ¡¦
|
|