| Using
the Layout Viewer |
|
|
|
|
| Hierarchical Place and Route supports |
|||
| the block based design methodologies |
|||
| required for efficient IP integration. |
|||
|
|
| Filtering
set to isolate |
|
| clock net. |
|
|
|
| Actel ProASIC |
|
| AE Dec 99 |
|
| 27 |