| Interconnect routing
resources are available in four levels of hierarchy, giving the place and
route tool (ASICmaster TM ) optimal opportunities for varying design styles
and application types. Conceptually, the chip routing matrix has four major
hierarchical routing levels, |