|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
u |
Hierarchical
Place & Route
|
|
|
|
l |
Based on
multi-million gate ASIC P&R system
|
|
|
|
l |
Push-button and
interactive
|
|
|
|
l |
Timing-driven
place and route
|
|
|
|
l |
Incremental
design flow supports ASIC-like ¡°ECO¡±
|
|
|
u |
MEMORYmaster¢â
|
|
|
|
l |
Verilog or VHDL
(Output for Synthesis and Simulation
|
|
u |
Power Estimator
|
|
|
|
l |
Accuracy to ~15%
of final
|
|
|
u |
Layout Viewer
|
|
|
|
l |
Allows for quick
isolation of problem nets
|
|
|
u |
Standard Links
to industry standard EDA Tools
|
|